



## Detector electronics trainee

Code	EP6426
Programme	FCT
Department	EP
Responsible	24810 - Mr. Philippe Farthouat
Title	
Detector electronics trainee	
Description	
<p>A new ASIC chip (VFAT3) has recently been designed and fabricated. VFAT3 was designed specifically for the front-end readout of GEM detectors.</p> <p>The current stage of the project involves intensive lab work to integrate the VFAT3 chip within the CMS GEM electronics readout system.</p> <p>This may involve PCB design work, firmware design or software design. It will involve technical qualification and characterization of VFAT3 and also its associated readout system.</p>	
Skills	
<p>Low and High Frequency Engineering: Active and passive elements, Electrical materials, Measurement techniques. Networks and Systems: Integrated circuits, Sensors, VLSI. Theory of Electrical Engineering: Modeling and simulation</p> <p>PCB design, firmware and software design.</p> <p>Measurements using lab equipment such as oscilloscopes.</p>	
Disciplines	
Applied Physics, Electronic Engineering	

To edit this project go to [https://hrapps.cern.ch/auth/f?p=131:4:::::P4\\_ID:6426](https://hrapps.cern.ch/auth/f?p=131:4:::::P4_ID:6426)