CHIPS JOINT UNDERTAKING

Jari Kinaret

February 20, 2024
What is Chips Joint Undertaking?

**Public-private partnership (PPP)**
Partnerships between public authorities and industry intend to bring project results closer to the market and improve the link between research and societal growth. The PPPs are based on long term contracts that can take many different legal forms, from contractual partnerships to specific legal entities.

**Joint undertaking (JU)**
A Joint Undertaking is an institutionalized PPP with its own legal identity, with its own governance, budget etc.. The JUs are established by an EU regulation.

**Chips JU**
Chips JU was established in September, 2023, in an amendment to the Single Basic Act to implement the first pillar of the Chips Act and to continue the activities of its predecessors in the field of electronic components and systems (ECS). The Chips JU is a tri-partite partnership between the EC, the participating states and European industries; most of our actions are funded jointly and equally by these actors.
Chips Act: Entry into Force, 21 September 2023
Signatures 13 September, Publication 18 September 2023

Chips Act:

Single Basic Act amendment:

Roberta Metsola (European Parliament President)
José Manuel Albares Bueno (Council Presidency)

Jari Kinaret – 20 February 2024
THE 3 PILLARS OF THE CHIPS ACT

Pillar 1: Chips for Europe Initiative
- Initiative on infrastructure building in synergy with the EU's research programmes
- Support to start-ups and SMEs

Pillar 2: Security of Supply
- First-of-a-kind semiconductor production facilities

Pillar 3: Monitoring and Crisis Response
- Monitoring and alerting
- Crisis coordination mechanism with MS
- Strong Commission powers in times of crisis

European Semiconductor Board (Governance)

Jari Kinaret – 20 February 2024
CHIPS JU AND ITS PREDECESSOR
KEY DIGITAL TECHNOLOGIES JU (KDT JU)

• KDT General Objectives
  a) Reinforce EU strategic autonomy in electronic components and systems
  b) Establish EU scientific excellence and innovation leadership
  c) Ensure that components and systems technologies address Europe’s societal and environmental challenges

• From KDT to Chips JU
  d) Pilot lines
  e) Design platform
  f) Competence centers
  g) Quantum chips technology
  Digital Europe Programme in addition to Horizon Europe

• Disclaimed: we know that the WP2023-2027 will need to be updated/amended in the spring and some details on the following pages may change:
  https://www.chips-ju.europa.eu/Library/

• How to participate:
  https://www.chips-ju.europa.eu/Participate/

Jari Kinaret – 20 February 2024
**CHIPS JU**

**EU Contribution to CHIPS JU (excl Chips for Europe Initiative)**

<table>
<thead>
<tr>
<th></th>
<th>Chips for Europe Initiative</th>
<th>Non-Initiative</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>R&amp;I (Horizon Europe)</td>
<td>1.425</td>
<td>1.300</td>
<td>2.725</td>
</tr>
<tr>
<td>Cap building (DEP)</td>
<td>1.450</td>
<td>n.a.</td>
<td>1.450</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td><strong>2.875</strong></td>
<td><strong>1.300</strong></td>
<td><strong>4.175</strong></td>
</tr>
</tbody>
</table>

**Total EU funding: €2.5 bn**

**Total Participating States: €4.175 bn**

**Total CHIPS JU Grand Total Budget: ~€11 bn**

**Jari Kinaret – 20 February 2024**
CHIPS JU NONE INITIATIVE CALLS

Anton Chichkov

March 04, 2024
<table>
<thead>
<tr>
<th>Action</th>
<th>Title</th>
<th>Maximum JU Funding (M€)</th>
</tr>
</thead>
<tbody>
<tr>
<td>HORIZON-Chips 2024-1-IA-T1</td>
<td>Global IA call according to SRIA 2024</td>
<td>103.00</td>
</tr>
<tr>
<td>HORIZON-Chips 2024-1-IA-T2</td>
<td>Focus topic on “High Performance RISC-V Automotive Processors supporting SDV”</td>
<td>20.00</td>
</tr>
<tr>
<td>HORIZON-Chips 2024-1-IA-T3</td>
<td>Focus topic on “Service Oriented Framework for the Software Defined Vehicle of the future”</td>
<td>20.00</td>
</tr>
<tr>
<td>HORIZON- Chips 2024-2-RIA-T1</td>
<td>Global RIA call according to SRIA 2023</td>
<td>52.00</td>
</tr>
<tr>
<td>HORIZON- Chips 2024-2-RIA-T2</td>
<td>Focus topic on “Sustainable and greener manufacturing”</td>
<td>15.00</td>
</tr>
<tr>
<td>HORIZON- Chips 2024-3-RIA</td>
<td>Joint call with Korea on Heterogeneous integration and neuromorphic computing technologies for future semiconductor components and systems</td>
<td>6.00</td>
</tr>
<tr>
<td></td>
<td><strong>Total</strong></td>
<td><strong>216.00</strong></td>
</tr>
</tbody>
</table>
Chips JU IA proposals

An IA proposal is characterized by:

- The activities have their centre of gravity at the TRL 5-8.
- Execution by an industry led consortium
- Developing innovative technologies and/or using them in innovative ways
- Establishment of a new and realistic innovation environment connected with an industrial environment, such as:
  - a pilot line facility capable of manufacturing
  - a zone of full-scale testing
  - a development of new processes or tools and their introduction in several domains
  - the development of frameworks or platforms together with the usage of these frameworks or platforms in innovative products.
- IA Projects should contribute to, short to midterm economic value creation in Europe
Focus topic on High Performance RISC-V Automotive Processors Supporting SDV

- RISC-V still requires important extensions and add-ons in order to support high-performance automotive quality processing needs.
  - Efforts should be focussed on the development of an automotive RISC-V reference hardware platform.
  - Open-source RISC-V based hardware system implementation of the SDV Hardware Layer compatible with one or multiple widely-agreed-upon Hardware Abstraction Layers of the vehicle of the future is targeted.
  - The expected RISC-V reference platform shall be targeted for commercial use and should comply with industry standards especially with respect to quality and safety.
  - It should contain all assets needed to enable the adoption of RISC-V cores throughout the European automotive ecosystem.
Focus topic on Software-define vehicle middleware and API framework for the vehicle of the future

- Europe needs to join forces in order to lead on the Software Defined Vehicle (SDV) technology
- The SDV software stack should be extended by a **Middleware and Application Programming Interface (API) Framework**
  - To support different technologies.
  - This framework should expose the hardware functionalities directly as APIs or services
  - This car OS should be independent, standardized & interoperable, as well as safe, secure, efficient and easily accessible
- This call has a focus on
  - **Modular (open-source) building blocks**
  - **Open architectures** of the **SDV middleware and API framework** for the **vehicle of the future**.
  - **Holistic engineering framework**
Chips JU RIA proposals

• RIA proposal is characterized by
  • The activities have their centre of gravity at TRL 3-4
  • Execution normally by an academy led consortium
  • Developing innovative disruptive technologies
  • Targeting demonstration of the innovative approach, clearly addressing relevant societal challenges
  • Demonstrating value and potential in a realistic lab environment reproducing the targeted application
  • Having a deployment plan showing the valorisation for the ECS ecosystem and the contribution to the Chips JU goals and objectives
Focus Topic Sustainable and Greener Manufacturing

- This focus topic concerns the development of a **sustainable and greener semiconductor manufacturing** through the reduction of its environmental footprint with a **focus on materials**. The results of the project are expected to contribute to the following outcomes:

  - Increase the use of **environmentally friendly materials**, chemicals and solvents.
  - **Minimization of waste** and emissions during production and processing.
  - Prevention of a future scarcity of some critical materials for SC processing through a **more efficient and cost-effective products** and **electronic waste recycling** in process., including chips and PCBs.
Joint call with Korea

- This joint call for proposals between the Republic of Korea and the EU addresses the topics related to **Heterogeneous integration and neuromorphic computing technologies** for future semiconductor components and systems and intends to set a framework
  - To strengthen the relation between R&I players in both jurisdictions
  - To undertake joint R&I for EU and Korean R&I teams by cooperating in pre-competitive projects on areas which are in the interest of both jurisdictions.
  - To build trust for further cooperation.
- This joint call topic will be co-funded by South Korea (KR) and the European Union (EU)
- This call has very specific conditions. Please consult the call text in the work programme
### EU Funding Rates

<table>
<thead>
<tr>
<th>Type of beneficiary</th>
<th>2024-1-IA</th>
<th>2024-1-IA Focus Topics</th>
<th>2024-2-RIA</th>
<th>2024-2-RIA Focus Topic</th>
<th>2024-3-IA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Large Enterprise</td>
<td>20 %</td>
<td>25 %</td>
<td>25 %</td>
<td>25 %</td>
<td>100 %</td>
</tr>
<tr>
<td>SME</td>
<td>30 %</td>
<td>30 %</td>
<td>35 %</td>
<td>35 %</td>
<td>100 %</td>
</tr>
<tr>
<td>University/Other (not for profit)</td>
<td>35 %</td>
<td>35 %</td>
<td>35 %</td>
<td>35 %</td>
<td>100 %</td>
</tr>
<tr>
<td>National Funding</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
<td>NO</td>
</tr>
</tbody>
</table>
## Schedule

<table>
<thead>
<tr>
<th>Calls 2024-1 and 2024-2</th>
<th>Two stage Call with submission of Project Outline (PO) and Full Proposal (FPP)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Publication date</td>
<td>06 February 2024</td>
</tr>
<tr>
<td>Deadline PO Phase</td>
<td>14 May 2024 at 17:00 Brussels Time</td>
</tr>
<tr>
<td>Deadline FPP Phase</td>
<td>17 September 2024 at 17:00 Brussels Time</td>
</tr>
<tr>
<td>PAB selection</td>
<td>November 2024</td>
</tr>
<tr>
<td>Grant preparation</td>
<td>December 2024 to April 2025</td>
</tr>
<tr>
<td>Start of the projects</td>
<td>around May 2025</td>
</tr>
</tbody>
</table>

For the Call2024-3, there is no PO phase only an FPP phase with deadline on 14 May 2024
Proposal Evaluation, Selection, and Grant Agreement Preparation

1. Submission of Project Outline Proposal
   - Admissibility and eligibility check
   - Evaluation by experts
   - Feedback to coordinator

2. Submission of Full Project Proposal
   - Admissibility and eligibility check
   - Evaluation by experts
   - Assessment by the PAB in relation with national priority
   - Final proposal ranking (PAB)
   - PAB Funding Decision
   - Communication to coordinator

3. Start of JU GA preparation
   - Start of national GA preparation
   - Final funding figures
   - Final DoA
   - PAB final funding decision
   - JU GA signature
Useful links

Check regularly the call information under the CHIPS website:

https://www.chips-ju.europa.eu/

Address eventual questions related to the calls to:

calls@chips-ju.europa.eu

Consult the sections on the 2024 calls in the:

Chips JU Work Programme
CHIPS JU INITIATIVE CALLS

Anton Chichkov

March 04, 2024
Chips for Europe Initiative
From lab to fab

**SUPPLIERS**
- Equipment
- Materials
- Tools
- Services

**Chips Fund**

**USERS**
- SMEs
- System Houses
- IDM
- RTOs

**Pilot Lines**
- PL 1
- PL 2
- ... PL n

**MANUFACTURERS**
- Fabs
- Packaging
- Assembly
- Testing

**MANUFACTURERS**
## 2. Chips JU Calls 2023- Initiative

### Four Calls for Pilot Lines (CPL)

<table>
<thead>
<tr>
<th>Pilot line</th>
<th>EU Budget</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pilot line on advanced sub 2nm leading-edge system on chip technology</td>
<td>700 million Euro</td>
</tr>
<tr>
<td>Pilot line on advanced Fully Depleted Silicon On Insulator technologies targeting 7nm</td>
<td>420 million Euro</td>
</tr>
<tr>
<td>Pilot line on advanced Packaging and Heterogenous Integration</td>
<td>370 million Euro</td>
</tr>
<tr>
<td>Pilot line on advanced semiconductor devices based on Wide Bandgap materials</td>
<td>180 million Euro</td>
</tr>
</tbody>
</table>
Chips for Europe Initiative

From lab to fab

**Chips Fund**

**SUPPLIERS**
- Equipment
- Materials
- Tools
- Services

**USERS**
- SMEs
- System Houses
- IDMs
- RTOs

**Pilot Lines**
- PL 1
- PL 2
- ... PL 5
- Quantum Pilot Lines

**MANUFACTURERS**
- Fabs
- Packaging
- Assembly
- Testing
Chips for Europe Initiative
From lab to fab

- **Chips Fund**
  - SMEs
  - System Houses
  - IDMs
  - RTOs

- **Competence Centres**
  - Skills Initiatives

- **Design platform**
  - EDA tools
  - Design libraries

- **Pilot Lines**
  - PL 1
  - PL 2
  - PL 3
  - PL 4
  - Quantum Pilot Lines

- **SUPPLIERS**
  - Equipment
  - Materials
  - Tools
  - Services

- **USERs**
  - SMEs
  - System Houses
  - IDMs
  - RTOs

- **MANUFACTURERS**
  - Fabs
  - Packaging
  - Assembly
  - Testing

- **EUROPEAN PARTNERSHIP**
Chips for Europe Initiative
From lab to fab

- Chips Fund
- USERS: SMEs, System Houses, IDMs, RTOs
- Competence Centres -- Skills Initiatives

SUPPLIERS
- Equipment
- Materials
- Tools
- Services

MANUFACTURERS
- Fabs
- Packaging
- Assembly
- Testing

Design platform
- EDA tools
- Design libraries
- Quantum Tools/IP
- Quantum Pilot Lines

Pilot Lines
- PL 1
- PL 2
- PL n

EUROPEAN PARTNERSHIP
Chips JU Pilot lines

**Procurement**
- Facilities (existing and to be build)
- Equipment (existing and to be purchased)
  ... ... ...

**R&D&I**
- Materials
- Recipes
- Methods
- Technology modules,
  Metrology,
  Control systems
  ... ... ...

**Operation**
- Offered technologies
  Services
  Capacity
  Access
  ... ... ...

**PL**
... ... ...
Chips JU PL Calls and Grants

Complete Proposal
- Procurement
  - Selection of a Hosting Consortium
  - Call for Expression of Interest (CfEoI)
- R&D&I
  - Set-up, integration and process development
    - Call for proposals HE
- Operation
  - Operational activities of the pilot line
    - Call for proposals DEP

Call for Expression of Interest (CfEoI)
- HA/JPA
  - HE Grant
- DEP Grant
Competence Centres

- EU support for at least one centre per Member State
- Co-investment with Member States and Regions
- Supporting industry and public services
- Access to design platform and pilot lines
- Focus on Semiconductors Skills
- A strong European network of Competence Centres
### Competence Centres

**Main services:**
- Have specialised areas of expertise in certain technology, domain, or activities (*specialisation*)
- Facilitate effective use of capacities and facilities, including access to **design platform** and **pilot lines**
- Support interested stakeholders in developing semiconductor solutions (*technology transfer*)
- Address **skills shortage** by offering (access to) **training** on semiconductors, including workforce upskilling and reskilling
- Match user needs with available expertise in network of competence centres and act as **access point to the network**
- **Promote Chips Fund** and facilitate access to venture capital
- **Awareness raising, promoting services, promoting success stories**
Entities Forming Competence Centres and Users

- **Competence centre**: single organisation or coordinated group of organisations with complementary expertise, established with non-profit objective, aiming to promote the use of semiconductor technologies

- Competence centres can be built on established entities in the field or can be set up from scratch

- **Users**: companies, in particular local/national SMEs and startups, RTOs, academic institutions, public authorities
Funding Model

- European **network of competence centres** in semiconductors, system integration and design shall be established.

- Participating States may decide **not to nominate** any candidate entity to become a competence centre in its territory, or to **nominate together with other countries** (cross-border competence centre).

- Participating States are expected to **co-finance** their national competence centres **on a 50-50 basis**.

- EU funding: **max EUR 1 million per year, per country, for a 4-year period**, provided that same or higher national co-financing is available.
Service Offerings

• Access to competence centres’ services shall be granted on an open, transparent and non-discriminatory basis

• Services to SMEs and public sector organisations: free or against reduced prices

• Larger companies: against market price or actual costs
Selection Process

The selection process would have **two phases**:
1. A **pre-selection / designation** phase by Participating States
2. A **quality assessment (evaluation)** by Chips Joint Undertaking

Duration pre-selection / designation: roughly 6 months

There may be **two calls**:
- First call: **Q2 2024**
- Second call: **Q3 2025** (“filling gaps”)
Chips JU Calls Planning

Anton Chichkov
3 parallel calls: Call for hosting consortium, Call Digital and Call HE
Planning Calls 2024 Initiative

2023

WP23  WP24

2024

Open Tools  Close PL  Evaluation  Fnd Dec  Open Calls  Close Calls  Evaluation  Fnd Dec

2025

Calls PLs  Calls PLs  18-22 Mar  JPA  GAPs PLs

3 parallel calls: Call for hosting consortium, Call Digital and Call HE
Planning Calls 2023 initiative and 2024 all

3 parallel calls: Call for hosting consortium, Call Digital and Call HE